



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/314,750	05/19/1999	HIROSHI MURAKAMI	0941.63081	5601

24978 7590 09/02/2003

GREER, BURNS & CRAIN
300 S WACKER DR
25TH FLOOR
CHICAGO, IL 60606

EXAMINER

LESPERANCE, JEAN E

ART UNIT	PAPER NUMBER
----------	--------------

2674

DATE MAILED: 09/02/2003

20

Please find below and/or attached an Office communication concerning this application or proceeding.

SM

Office Action Summary

Application No.

09/314,750

Applicant(s)

MURAKAMI, HIROSHI

Examiner

Jean E Lesperance

Art Unit

2674

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 11 February 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 2-11 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 2-11 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 May 1999 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ 6) ☐ Other: _____

Art Unit: au 2674

DETAILED ACTION

Drawings

1. This application has been filed with informal drawings which are acceptable for examination purposes only. Formal drawings will be required when the application is allowed.
2. The indicated allowability of claims 2-7 is withdrawn in view of the newly discovered reference 5,815,136 (Ikeda et al.) and another office action is provided below.
3. The Final Office Action rejection mailed on 5-2-2003 is withdrawn and another non-final is provided below.

Claim Rejections - 35 U.S.C § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371© of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b).

Art Unit: au 2674

Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

Claims 2-11 are rejected under 35 U.S.C. 102 (e) as being unpatentable over U.S. Patent # 5,815,136 ("Ikeda et al.").

As for claims 2, 6, and 7, Ikeda et al. teach a liquid crystal panel Fig. 16 (132) corresponding to a display unit; the data bus Fig. 16 (102) corresponding to a display data line which supplies data of the image from an exterior of said display unit; the CPU Fig. 16 (1601) which may include a lot of memories which is different from the main memory Fig. 16 (1602) corresponding to memories which store information for controlling displaying of the data of the image on said display unit said information being different from said data image; the timing control circuit Fig. 16 (1610) corresponding to an operation circuit unit which controls said display unit to display the data of the image supplied through said display data line based on the information stored in said memories; a data bus which exterior to said display device Fig. 16 (1605) corresponding to the data bus which connects said memories to an exterior of said display device and supplies the information to said memories from the exterior of said display device; and an address bus which is exterior to said display device Fig. 16 (1604) corresponding to an address bus which connects said memories to the exterior of said display device, and supplies address signals for selecting one of said memories; a scanning circuit Fig. 16 (130) controls by the timing control which is controlled by the CPU (memories) corresponding to a gate driver which drives

Art Unit: au 2674

the gate lines; a driver Fig.16 (105-1) controls by the timing control which is controlled by the CPU (memories) corresponding to the data driver

As for claim 3, Ikeda et al. teach a shift register Fig.2 (205-1) corresponding to the gate and data drivers include a shift register.

As for claim 4, Ikeda et al. teach a decoder Fig.18A (118-2) corresponding to the gate and data drivers include a decoder.

As for claim 5, Ikeda et al. teach a address counter Fig.29A (155) corresponding to the gate and data drivers include an address counter.

As for claim 8, Ikeda et al. teach the address converter of each of said driver circuit elements converts the address given from said external device into an address of the display memory of that driver circuit element on the basis of said driver identification information indicative of that driver circuit element (column 42, lines 59-64) corresponding to a display-information acquisition circuit which acquires information about said display unit; the CPU Fig.16 (1601) which may include a lot of memories which is different from the main memory Fig.16 (1602) corresponding to display-information memories which store the information about said display unit.

As for claim 9, Ikeda et al. teach if the display operation is not performed at the fixed period, the quality of display of the liquid crystal panel is deteriorated. In the present embodiment, the two stages of latch circuits 187 and 189 are provided for enabling the display operation at the fixed period even in the case where the updating access and the display access overlap (column

Art Unit: au 2674

30, lines 26-32) corresponding to a display-information acquisition circuit checks said display unit to acquire information about said display unit with regard to a defect of said display unit.

As for claim 10, Ikeda et al. teach the address converter of each of said driver circuit elements converts the address given from said external device into an address of the display memory of that driver circuit element on the basis of said driver identification information indicative of that driver circuit element (column 42, lines 59-64) corresponding to said display data acquisition circuit acquires the information about the said display.

As for claim 11, Ikeda et al. teach the data lines 136 and the scanning lines 137 are arranged in a matrix form so that 320.times.240 pixels are formed at the intersections of the lines 136 and 137 (column 10, lines 6-8) corresponding to a plurality of pixel electrodes corresponding to the respective polysilicon thin film transistor. It is well know in the art to have a polysilicon thin film transistor.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jean Lesperance whose telephone number is (703) 308-6413. The examiner can normally be reached on from Monday to Friday between 8:00AM and 4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Hjerpe, can be reached on (703) 305-4709 .

Any response to this action should be mailed to:

Application/Control Number: 09/314,750

Page 6

Art Unit: au 2674

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal drive,
Arlington, VA, Sixth Floor (Receptionist).


Any inquiry of a general nature or relating to the status of this application or proceeding
should be directed to the technology Center 2600 Customer Service Office whose telephone
number is (703) 306-0377.

Jean Lesperance



Art unit 2674

Date 8-8-2003



RICHARD HJERPE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600